verilog - print to file a 3d array

#1882456
Rate this post
• ▲ useful
▼ not useful
Uzi Co wrote:
> How do i export to file a 3d array in verilog?
> usually i use writememh with  2d arrays
>
> example:
>    Declaration:
>    reg [7:0] arr [31:0];
>
>    write to file:
>    $writememh("PrintedArr.txt",arr);

Strictly speaking this is a 1d array of vectors (aka memory). And just 
to be a PITA, I would like to remind you that $writememh is not part of 
IEEE-1364 2005. So either you are using a vendor extension or IEEE-1800 
2005 (SystemVerilog).

The point of $writememh is to store data in a way that can be read back 
using $readmemh. Since the latter can fill only memories (1d arrays), 
what would you expect as output of $writememh? In any case you could 
just use write your own function and use $sformat or $psprintf (which is 
also non-standard, but widely supported).

Hope this helps
Marcus
http://www.doulos.com/knowhow/verilog_designers_guide/

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.