Search results for "scrambler"

Searches posts, attachments and wiki articles.

Forum all
Period all

14 results for scrambler Search results for "scrambler"

Relevance Date
  • Thread

    error hdl compiler 164 Locked

    - any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity scrambler is Port ( e : in STD_LOGIC_VECTOR (29 downto 0); Sel : in STD_LOGIC_VECTOR (3 downto 0); s : out STD_LOGIC_VECTOR (29 downto 0)); end scrambler; architecture Behavioral of scrambler is SIGNAL

    with Project navigator ISE is : ERROR:HDLParsers:164 - "C:/Users/PROXIMEDIA/Documents/ISE-file/scrambler/scrambler.vhd" Line 93. parse error, unexpected IDENTIFIER please help me

    FPGA, VHDL & Verilog ·ISE xilinx · ·11 Replies

  • File

    Comp_Sc.vhd

    ); U3:scramblerGSM port map(data_in_GSM,scram_en_GSM, scram_rst_GSM , rst_GSM, clk_GSM,data_out_GSM); U4:scramblerGPRS port map(data_in_GPRS,scram_en_GPRS, scram_rst_GPRS , rst_GPRS, clk_GPRS,data_out_GPRS); U5:scramblerEDGE port map(data_in_EDGE,scram_en_EDGE, scram_rst_EDGE , rst_EDGE, clk_EDGE,data_out_EDGE); U6:scramblerDVB port map(data_in_DVB,scram_en_DVB, scram_rst_DVB , rst_DVB, clk_DVB,data_out_DVB); U7:

    in „error : Cannot drive signal 'e' of mode IN“ · FPGA, VHDL & Verilog ·

  • Thread

    timing constraint

    ""ERROR:HDLParsers:3305 - "C:/Users/PROXIMEDIA/Documents/ISE-file/scrambler/scrambler.vhd" Line 301. The actual value (Signal 'widthWCDMA') associated with a generic must be a globally static expression."" How shall we do it?

    ranges that should or must be static when synthesizing the design... BTW: by reading the word "scrambler" i become kind of suspicious: http://embdev.net/search?query=scrambler

    FPGA, VHDL & Verilog ·ISE xilinks · ·2 Replies

  • Thread

    generic register lfsr

    IEEE.STD_LOGIC_ARITH.ALL; use IEEE.NUMERIC_STD.ALL; use STD.TEXTIO.ALL; library WORK; use WORK.pkgg.ALL; entity scrambler is Port ( e : in STD_LOGIC_VECTOR (29 downto 0); Sel : in STD_LOGIC_VECTOR (3 downto 0); s : out STD_LOGIC_VECTOR (29 downto 0)); end scrambler; architecture Behavioral of scrambler is SIGNAL rst_n : std_logic; SIGNAL clk : std_logic; SIGNAL dout : std_logic_vector(29 downto 0); CONSTANT width : integer := 30; CONSTANT length : integer

    FPGA, VHDL & Verilog ·siwar · ·4 Replies

  • Thread

    scrambler/descrambler vhdl code

    good morning Please I would a vhdl code for scrambler/descrambler which takes as parameter binary data and the scrambler polynomial generator with its intial sequence. Also I would a code for a double polynomial generator for example UMTS had two polynomial generator : P1 (X) = X^17 + X^7 + 1 P2 (X) = X^17 + X^10 + X^7 + X^5 + 1 it joined a scrambler/descrambler matlab code which polynomial generator is P (X) = 1 + X^5 + X^12 + X^16 Thx in advance

    FPGA, VHDL & Verilog ·siwar dammak · ·2 Replies

  • Thread

    error : Cannot drive signal 'e' of mode IN

    Good morning I have an error on my vhdl file, I would affect e to one of my component list (scramblerUMTS, scramblerGSM, etc...) when sel is 000 or 0001 etc... please I need a reply tnx

    FPGA, VHDL & Verilog ·siwar dammak · ·9 Replies

  • Thread

    fatal vhdl error

    Iteration: 0 Process: /composantscrambler/line__332 File: C:/modeltech_10.0c/examples/composant-scrambler.vhd # Fatal error in Process line__332 at C:/modeltech_10.0c/examples/composant-scrambler.vhd line 341 it joined my vhdl program thanks

    FPGA, VHDL & Verilog ·entity / package · ·2 Replies

  • File

    composant-scrambler.vhd

    library ieee ; use ieee.std_logic_1164.all ; use ieee.std_logic_arith.all ; use ieee.numeric_std.all; use std.textio.all; library work; use work.genlfsr_pkgg.all; -- use work.genlfsr_pkg.all; ENTITY composantscrambler IS port ( e : in std_logic_vector (29 downto 0); Sel : in std_logic_vector (3 downto 0); s : out std_logic_vector (29 downto 0) ); END ; ARCHITECTURE archcomposantscrambler OF composantscrambler IS SIGNAL rst_n80220 : std_logic; SIGNAL clk80220 : std_logic; SIGNAL dout80220 : std_logic_vector(18 downto 0); SIGNAL rst_n80216b : std_logic; SIGNAL clk80216b : std_logic; SIGNAL dout80216b

    in „fatal vhdl error“ · FPGA, VHDL & Verilog ·

  • Thread

    GPS to FPGA to PC

    -3 characters manually, that may tell you what you have to fix. yes you true, i have receive scramble data, and data not constants per second

    enough. But: clk9600 ist NOT a clock, is is just a simple clock enable... > i have receive scramble data, and data not constants per second As I saw that code my first thought was: Ouch! You MUST implement a test bench an check your design on that test bench. Then you can see that whole bunch

    FPGA, VHDL & Verilog ·Yuniarto Wimbo Nugroho · ·9 Replies

  • Thread

    variable vhdl

    Iteration: 0 Process: /composantscrambler/line__320 File: C:/modeltech_10.0c/examples/composant-scrambler.vhd # Fatal error in Process line__320 at C:/modeltech_10.0c/examples/composant-scrambler.vhd line 339) because I fixed s to std_logic_vector (29 downto 0) then it take differen value (doutIS95

    FPGA, VHDL & Verilog ·siwar dammak · ·2 Replies

  • Article

    Elektronischer Zauberwuerfel

    Zauberwürfel soll diese Dinge vereinfachen. Features. Folgende Funktionen sollen umgesetzt werden: Auto-Scramble (Verdrehen des Zauberwürfels auf Knopfdruck) Automatische Zeitmessung (Competition Mode) Die LEDs des verdrehten Würfels werden erst nach Tastendruck freigegeben. Damit beginnt die Einprägungsphase

    Funktionen sicher noch deutlich optimiert werden) Menübehandlung (Brightness +/-; StartCompetition; Scramble; AnimationMode on/off; Undo/Redo; Set/Restore Waypoint; ResetCube) Auswerten der vom PC empfangenen Kommandos (Grundhelligkeit; vom PC ausgelöste Drehbewegung...) Animation der Drehbewegung/Drehrichtungsanzeige

    Article ·

  • File

    ScGeneral.m

    clear all; N=16 % degr du polynome generateur du scrambler out=[]; outt=[]; VectExt=[]; %x=[1 1 0 0 1 1 0 0 1 1 0 0 1 1 1] %x=randsrc(1,N,[0 1; 0.25 0.75]) %x = randi([0 1],40,1) %x=[1 1 0 0 1 0 0 0 0 0 0 0 0 0 0] xx=[1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0

    in „scrambler/descrambler vhdl code“ · FPGA, VHDL & Verilog ·

  • Thread

    OpenHR20: Firmware for Honeywell Rondostat HR20E

    dario that attacker could see enc(rand). so i putted a rand2 on start of message in 2 which will scramble all the rest of the packet (->CFB mode) (lesson learnd ;) beside, even if the attacker could catch a rand/enc(rand)-pair, then he couldnt offline-calc the key: rand is shorter than the key so many

    µC & Digital Electronics ·Mario Fischer · ·1121 Replies

  • PDF

    2018_NCAA_Mittal_FPGA_Accelerator_CNN.pdf

    However, for a general case, the kernel can also be tiled. The limitation of tiling is that it scrambles the data access pattern of memory. Assuming that fmaps are stored in row- or column-major format, on not using tiling, reading an fmap entails access to contiguous memory locations. This facilitates

    in „Survey on FPGA-based Accelerators for CNNs“ · FPGA, VHDL & Verilog ·