Search results for "111"

Searches posts, attachments and wiki articles.

Forum all
Period all

54 results for 111 Search results for "111"

Relevance Date
  • Thread

    Verilog buffer implementation problem

    <= 4'b0; FSM_read_state <= ADC_Channel; ADC_CH <= 3'b111; // invalid channel channel_changed <= 1'b0; ch_cng_cnt <= 0; end else begin case(FSM_read_state) ADC_Channel: begin

    FPGA, VHDL & Verilog ·H Karim · ·1 Replies

  • Thread

    vhdl code simulation

    "101", not alu_arm1 when "110", not alu_arm2 when "111", "--------" when others; end behavioral; ----------------------------------------------------------------------- library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all

    FPGA, VHDL & Verilog ·Ali abbass Zoraghchian · ·1 Replies

  • Thread

    Can't assign value in the register

    output reg [2:0]S; always @(posedge CLK) begin if(Resetn == 0) S <= 3'b111; else begin if (Enable == 1) S <= S + 1; end end endmodule module Regn(R, Rin, CLK, Q); input [7:0]R; input Rin, CLK; output reg [7:0]Q;

    FPGA, VHDL & Verilog ·Loly Yoshi · ·0 Replies

  • Thread

    JTAG Comm Failure with Comstick

    JTAG controller reset (TLR or TRST) Debug: 110 661 jtag.c:1295 jtag_reset_callback(): - Debug: 111 661 jtag.c:1295 jtag_reset_callback(): - Debug: 112 661 jtag.c:1295 jtag_reset_callback(): - Debug: 113 661 jtag.c:992 jtag_add_reset(): SRST line asserted Debug: 114 661 jtag.c:996 jtag_add_reset

    µC & Digital Electronics ·Stelios Markatis · ·4 Replies