EmbDev.net

Forum: FPGA, VHDL & Verilog how to add additional module to slow down the debounce


von me (Guest)


Rate this post
useful
not useful
i have 3 modules and have to add one more module to slow down my 
debounce problem by 360ns.

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
me wrote:
> i have 3 modules
Very secret ones. Obviously.

> and have to add one more module to slow down my debounce problem
What is your "debounce problem"?
What is bouncing? And why?
What is your target (CPLD? ASIC? FPGA? Xilinx? Lattice? Altera?)
What toolchain and what HDL do you use?

Just a a very little hint: READ your own question as if you know NOTHING 
about your problem. Can you understand the question? No? Thats the way 
we see it also!

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.