EmbDev.net

Forum: FPGA, VHDL & Verilog Simulation Step by step (simulation pas à pas)


Author: Hicham Amine (Company: Morocco Technologies) (hicham1959)
Posted on:

Rate this post
0 useful
not useful
Hi, Hope you are doing well.
I'm looking for some informations about what we call "Simulation Step by 
step" in Modelsim, what is the intented/advantages of this simulation?
If there is some documents, exercices, projects about this topic, i will 
be very grateful.
Thank's for your time :)

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
Hicham Amine wrote:
> what we call "Simulation Step by step"
How is this functionality called in common?
Is it "Single-Step"?
Then (to speak for VHDL) the only use is to debug a 
process/function/procedure with variables and loops inside. Then you can 
have a look for intermediate values...

Author: Hicham Amine (Company: Morocco Technologies) (hicham1959)
Posted on:

Rate this post
0 useful
not useful
Thank you Lothar Miller, well it's for VHDL, FPGA Test and Vereficiation 
domain

Author: Lattice User (Guest)
Posted on:

Rate this post
0 useful
not useful
Hicham Amine wrote:
> Thank you Lothar Miller, well it's for VHDL, FPGA Test and Vereficiation
> domain

That doesn't answer his question.

Where did the phrase "Simulation Step by step" come from?
For me it sounds it is from some kind of tutorial.

Author: Hicham Amine (Company: Morocco Technologies) (hicham1959)
Posted on:

Rate this post
0 useful
not useful
Hi Lattice,
Simulation Step by step (= simulation pas à pas in french), it's a debug 
method used for debuggin the simulation environnement (work bench), it 
help to segment the debug into block by block... to see the origin of 
the FAIL/Bug(is that come from RTL code/ or it's a Benche coding error).
That what i know as a few information, now im looking for a tutorial or 
a training that contain this kind of simulation.
Thank's

Author: René D. (Company: www.dossmatik.de) (dose)
Posted on:

Rate this post
0 useful
not useful
If yuo habe found a good introduction for modelsim, please post a link.

I had started sometimes with modelsim, but I fall back to GHDL.

This is also VHDL simulator.

Author: Duke Scarring (Guest)
Posted on:

Rate this post
0 useful
not useful
René D. wrote:
> introduction for modelsim
vcom *.vhd
vsim -gui testbench

add wave *
run -all
That's it ;-)

Duke

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.