EmbDev.net

Forum: FPGA, VHDL & Verilog High speed FPGA design


High speed FPGA design
von Silver (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi ,

I have some experience designing FPGA IP's for projects( under 100Mhz). 
My Question is , is there any special design / knowledge that I need to 
know in-order to design what is considered high speed FPGA designs say 
100 - 400Mhz range ? designs. I am talking about designs on an FPGA and 
not FPGA + board design.

Please let me know if anyone has been involved in so-called high speed 
FPGA design projects

Thanks in advance

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: High speed FPGA design
von Schlumpf (Guest)

Rate this post
• ▲ useful
▼ not useful 
Silver wrote:
> My Question is , is there any special design / knowledge that I need to
> know in-order to design what is considered high speed FPGA designs say
> 100 - 400Mhz range

No

The synthesizer and PaR will do that for you by using the constraints 
you define.

But:
The higher the desired speed the shorter the time for logic and routing. 
So it´s up to you to avoid excessive logic between the registers.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: High speed FPGA design
von Alexander F. (alexf91)

Rate this post
• ▲ useful
▼ not useful 
As Schlumpf already said, you have to avoid excessive logic.
You can split up logic in smaller parts and add registers in between 
(pipelining).
This should increase the possible clock and throughput, as long as can 
keep all stages busy.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.