EmbDev.net

Forum: FPGA, VHDL & Verilog WARNING:Xst:1336 - (*) More than 100% of Device resources are used


Author: deepak singh (dksagra)
Posted on:

Rate this post
0 useful
not useful
hi,
i am facing this problem mentioned below in the utilization summary..
i have made filter code in system generator then generate vhd for the 
same.
when i am running this vhd code in ISE and synthesis, i am receiving 
this warning..
how can i remove this warning?



Device utilization summary:
---------------------------
Selected Device : 5vlx110tff1136-1


Slice Logic Utilization:
 Number of Slice LUTs:                  7621  out of  69120    11%
    Number used as Logic:              7621  out of  69120    11%

Slice Logic Distribution:
 Number of LUT Flip Flop pairs used:   7621
   Number with an unused Flip Flop:     7621  out of   7621   100%
   Number with an unused LUT:             0  out of   7621     0%
   Number of fully used LUT-FF pairs:     0  out of   7621     0%
   Number of unique control sets:          0

IO Utilization:
 Number of IOs:                              9458
 Number of bonded IOBs:                9458  out of    640   1477% (*)

Specific Feature Utilization:

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

:
Author: berndl (Guest)
Posted on:

Rate this post
0 useful
not useful
> Number of bonded IOBs:                9458  out of    640   1477% (*)

probably you should connect your internal signals to something internal, 
not to the output pins of your chip!

Author: Lothar Miller (lkmiller) (Moderator)
Posted on:

Rate this post
0 useful
not useful
deepak singh wrote:
>  Number of bonded IOBs:                9458  out of    640   1477% (*)
You want to connect nearly 10 thousand IO signals in the top level to 
the FPGA pins? It looks like you connected an array/ram/memory directly 
to the ports in the top level entity.

Author: genervt (Guest)
Posted on:

Rate this post
0 useful
not useful
> how can i remove this warning?

Lothar pointed out the problem, but behind all there ist huge lack of 
understanding in FPGA-Desing and Design-Flow.

I strongly recomend you to do some basic tutorial stuff. Unless you dont 
understand what you are doing your results will be complete rubbish.

Author: purinder shrini (Guest)
Posted on:

Rate this post
0 useful
not useful
In order to understand your request we shall have a telecon.
Please make yourself available.
Please advice.
Please confirm.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.