EmbDev.net

Forum: FPGA, VHDL & Verilog Assertion Error in $RTOI Verilog function


Assertion Error in $RTOI Verilog function
von Cainã (cainao)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
I'm creating a combinational multiplier and I wrote it in Verilog, but 
I'm having an unusual error. My simulation tool runs the code ok with 
testbench, but the logic synthesis tool shows the error "Internal 
assertion failure. (VER-37)". I tested and the error is found on line 
23, specifically in the $RTOI function, but I didn't find a way to fix 
it. I'm usign Synopsis tools.

All i want is get the rounded square of a number and use it to build my 
index.

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Assertion Error in $RTOI Verilog function
von Vancouver (vancouver)

Rate this post
• ▲ useful
▼ not useful 
Internal errors usually mean that there is really a bug in the synthesis 
tool. Can you try another tool, like Vivado? I don't understand the 
details of your code, but there is no reason why $rtoi() should fail 
here.

Instead of $rtoi() you could use a simple integer casting just to see if 
that passes the synthesis. And then you could write your own version of 
$rtoi() and file a ticket at Synopsys.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.