Assertion Error in $RTOI Verilog function

OP #7510612

I'm creating a combinational multiplier and I wrote it in Verilog, but I'm having an unusual error. My simulation tool runs the code ok with testbench, but the logic synthesis tool shows the error "Internal assertion failure. (VER-37)". I tested and the error is found on line 23, specifically in the $RTOI function, but I didn't find a way to fix it. I'm usign Synopsis tools.

All i want is get the rounded square of a number and use it to build my index.

Attached files:
Reply Quote Edit Move Thread sperren Slow mode Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report Thanks

Internal errors usually mean that there is really a bug in the synthesis tool. Can you try another tool, like Vivado? I don't understand the details of your code, but there is no reason why $rtoi() should fail here.

Instead of $rtoi() you could use a simple integer casting just to see if that passes the synthesis. And then you could write your own version of $rtoi() and file a ticket at Synopsys.

Reply Quote Edit Delete Report Thanks
Watch this topic

Reply

A question of your own? This thread is over 3 years old. Ask it in a thread of its own – more people read along there, and it gets answered more often and sooner.

Start a new thread

A fix, an addition or feedback on this thread? Then reply here.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.