EmbDev.net

Forum: FPGA, VHDL & Verilog Digital Clock Manager


von Divya P. (Company: IIA) (div_01)


Rate this post
useful
not useful
Hi,

I want to maintain constant frequency of 50MHz for my Nexys A7 FPGA. 
Currently, the internal clock is 100MHz. How can I implement a digital 
clock manager in VHDL/Verilog to make sure my frequency is reduced to 
50MHz and maintains the same throughout?

Thanks & Regards,
Divya

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
Read the documents and manuals of the FPGA mounted on the board. The 
Xilinx UG472 includes templates in VHDL and Verilog for the Artix 7.

von Divya P. (Company: IIA) (div_01)


Rate this post
useful
not useful
Thank you for the reply. I could maintain the desired clock output by 
making use of clock wizard in IP catalog in Vivado.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.