EmbDev.net

Forum: FPGA, VHDL & Verilog Digital Clock Manager


Digital Clock Manager
von Divya P. (Company: IIA) (div_01)

Rate this post
• ▲ useful
▼ not useful 
Hi,

I want to maintain constant frequency of 50MHz for my Nexys A7 FPGA. 
Currently, the internal clock is 100MHz. How can I implement a digital 
clock manager in VHDL/Verilog to make sure my frequency is reduced to 
50MHz and maintains the same throughout?

Thanks & Regards,
Divya

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Digital Clock Manager
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Read the documents and manuals of the FPGA mounted on the board. The 
Xilinx UG472 includes templates in VHDL and Verilog for the Artix 7.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Digital Clock Manager
von Divya P. (Company: IIA) (div_01)

Rate this post
• ▲ useful
▼ not useful 
Thank you for the reply. I could maintain the desired clock output by 
making use of clock wizard in IP catalog in Vivado.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.