Forum: FPGA, VHDL & Verilog How powerful is Verilog at using parameters to specify designs?

von Kevin S. (kvnsmnsn)

Rate this post
0 useful
not useful
I have a design in mind that would fit in this skeleton:
module xyz ( result, leftOp, rightOp);
parameter  integer nmBits = 1;
localparam integer highBit = nmBits - 1;
output             result;
input [ highBit:0] leftOp;
input [ highBit:0] rightOp;

// ...

The way (xyz) is designed, this module would work differently for 
different values of (nmBits), but in a way that can be precisely 
defined. In fact, I'm seriously thinking of writing a Java program that 
takes (nmBits) as an input and produces a parameterless verion of (xyz) 
for that version of (nmBits). So I'm wondering, is it a true statement 
that, if one can write such a Java program to produce the equivalent 
(parameterless) Verilog code for any given set of parameters, one can 
also write Verilog code with parameters to do the same thing?


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig