Error in Loading Design

Guest #6400168
Rate this post
• ▲ useful
▼ not useful
Error messages show: [ModelSim PE Student 10.4a] kind help is 
appreciated

# vsim -gui
# Start time: 22:41:25 on Sep 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m1p1_tb(behavioral)
# ** Error: (vsim-3173) Entity 
'C:/Modeltech_pe_edu_10.4a/CE-VErilogFpga/work.comparator2' has no 
architecture.
#
# Load interrupted
# Error loading design
Attached files:

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.