EmbDev.net

Forum: FPGA, VHDL & Verilog Enhanced Tiger Single Board Computer


von Myron P. (myron_plichota)


Attached files:

Rate this post
0 useful
not useful
<html><head><title>TigerSBC overview</title></head><body>
Welcome to the user-defined TigerSBC DDE (Disintegrated Design 
Environment).<br>
TigerSBC is fun to program, and if you like being in the driver's seat, 
this machine might be for you.
<br><br>
TigerSBC_yyyy_mm_dd.zip is a snapshot of experimentally verified 
hardware and software source files,
for free use at one's own risk.
<br><br>
Many Python3 and Verilog source iterations led to this snapshot. 
Mistakes were made along the way, and corrected.
(See doc/koans.txt.)<br>
It is hoped that users will enjoy making and correcting their own 
mistakes, and sharing their successes.
<br><br>
This DDE implements a 12-bit 36 MHz lab/maker computer on a Lattice 
iCE40-HX8K FPGA Breakout Board, and its assembler.
<br><br>
Why 12 bits versus industry norms?<br>
1) more powerful than 8 bits<br>
2) simpler and faster than 16/32/64 bits<br>
3) object code is compact, minimizing memory overhead<br>
4) naturally matches popular 12-bit SPI ADCs and DACs for the lab/maker 
computer mission
<br><br>
TigerSBC's performance and code-density apparently rivals commodity 
MCUs.
The entire 4Kx12 code/data/io memory space is on-chip.
All reads and writes complete in one (1) clock cycle.
<br><br>
5V0 power and the host interface are provided via USB.
Memory-mapped io includes a 28-bit signed multiplier/accumulator and a 
48-bit timer.
Efficient 12-bit bit-banging parallel io, and an 8-bit mode 0 master SPI 
interface are also provided for 3V3 user io.
doc/EB85_pins.txt summarizes user io on the J2 and J4 2x20 0.1 inch 
(2.54 mm) pitch connectors.
<br><br>
Software libs and apps include Fast Fourier Transform and convolution 
DSP amenities.
A 512-point complex FFT takes ~13 ms.
An 8-point complex FFT takes ~78 us.
<br><br>
Tigerasm is written in Python3, providing a powerful syntax and 
interactive user interface.
New users should first learn how to program their own Tigerasm libs and 
apps for the existing hardware implementation.
Experienced users who speak Verilog might mutate the hardware as they 
see fit.
<br><br>
The Tiger CPU executes all (16) instructions in one (1) clock cycle. See 
Verilog/Tiger_opcodes.v for the summary.
The data and program counter stacks are register arrays with RPN 
arguments and results (smells like, but is not Forth).
Unique instruction fetch logic frequently saves clock cycles. See 
doc/instruction_fetch.txt for the commentary.
<br><br>
Tigerasm macros and procedures provide additional (multi-clock) 
operators.
Flagship examples are in lib/fft.py and apps/fft_test.py.
A simple example is in apps/hello.py.
<br><br>
A minimal DDE to use TigerSBC as-is requires:<br>
* TigerSBC_yyyy_mm_dd.zip<br>
* a Lattice iCE40-HX8K Breakout Board and included USB cable, and a 
reset switch (see doc/reset.txt)<br>
* a text editor (e.g. Notepad++)<br>
* Python3 for the Tiger assembler<br>
* a serial terminal emulator with raw file send capability for 
communication via USB/UART at 115200,8,n,1 (e.g. Tera Term)<br>
* Lattice Semiconductors Diamond to burn the existing FPGA configuration 
(pre-generated by iCEcube2 on the author's host)
<br><br>
A full DDE to create your own hardware mutations also requires:<br>
* Lattice Semiconductors iCEcube2 for FPGA design<br>
* Icarus Verilog for new module design and simulation
<br><br>
Getting started (Win10 example, Linux translations are 
straightforward):<br>
0) Unzip TigerSBC_yyyy_mm_dd.zip to your desktop and study 
doc/overview.html (this file).<br>
1) Obtain the requisite hardware and install the requisite software 
(punt to vendor doc).<br>
2) Rename asm.cmd.txt to asm.cmd.<br>
3) Rename sim/ivsim.cmd.txt to sim/ivsim.cmd.<br>
4) Connect your board (with closed reset switch connected on J2) via 
USB. Be curious about which COMx the OS decided to assign.<br>
5) Launch Diamond to burn your board as a TigerSBC with the USB/UART app 
loader:<pre>
     select Create a new blank project, click OK
     under the Device Family heading, select iCE40
     under the Device heading, select iCE40HX8K
     under the Operation heading
       select Access mode: SPI Flash Programming
       select Programming file: FPGAburn/TigerSBC_bitmap.bin
       click OK
     click the Program icon
       if failure, try hot-switching to another USB physical connection 
and retry (this happens if you have more than 1 board)
       on success, quit Diamond without saving the configuration</pre>
6) Launch a command prompt and enter these lines to test the 
assembler:<pre>
     cd Desktop/TigerSBC
     asm apps/hello.py
     save_app('apps/hello.app')
     (optional: investigate the suggested Python3 amenities)
     exit()</pre>
7) Launch the serial terminal emulator, configured 115200,8,n,1 on the 
currently-assigned COM port:<pre>
     close the reset switch
     open the reset switch, you should see
       Tiger is ready to load...
     raw file send apps/hello.app
     you should now see:
       Tiger is ready to load...done
       Hello, world!
     the red led D7 on the board should be blinking</pre>

For hints on writing your own apps, see FPGAburn/appload.py, lib/*.py, 
apps/*.py, and Tigerasm.py.
<br><br>
Tigerasm.py defines a 2-pass assembler that reads in source scripts via 
the include('filename') core procedure.
In the first pass, new symbols and (explicit) forward references are 
collected.
In the second pass, the final object code image is generated, ready to 
be saved to disk as an app (or a hex) file.
<br><br>
Although based on Python3, indentation in Tigerasm source is purely 
cosmetic.
The examples in this snapshot reflect the author's preferred style.
<br><br>
All Tigerasm symbols are global and must be unique. The order of 
encounter in source is important.
If an error occurs, inspect includes to see the list of included 
source files.
The last file in includes is where the error was detected, but not 
necessarily the root cause.
Python3 dir() and globals() list the known symbols for further 
inspection.
Tigerasm dump_ram(start_adr, end_adr) shows raw hexadecimal object code 
and data.
<br><br>
Typical Tigerasm libs and apps inherit the following host interface 
procedures from FPGAburn/appload.py:<pre>
  lbl('rx') # -> d
  # await zero-extended 8 lsbs from USB/UART

  lbl('tx') # d ->
  # transmit 8 lsbs of d to USB/UART

  lbl('tx_ascii') # adr ->
  # transmit a zero-terminated ascii string to USB/UART</pre>

Those interested in Verilog will find hints in Verilog/*.v.
Edit ram.v to correct the absolute reference to FPGAburn/ram.hex (the 
USB/UART app loader initial memory image).
iCEcube2 might then be used to build a new TigerSBC project for the 
board.
(Arcana: this snapshot required using the <right-click>Synthesis Tool: 
Synplify Pro option.)
Hardware mutations require followup changes to Verilog/TigerSBC.pcf and 
the io addresses defined in Tigerasm.py.
<br><br>
To try the Icarus Verilog simulator, launch a command prompt and enter 
these lines:<pre>
  cd Desktop/TigerSBC/sim
  ivsim spi</pre>
The simulation display was also saved to spi.log for posterity, 
try:<pre>
  copy spi.log con</pre>

For further consideration:<br>
This single-core implementation left most of the iCE40-HX8K FPGA 
resources available.<br>
Future mutations might explore parallel execution of multiple cpu+ram 
cores and their io interfaces.
<br><br>
Have fun being in the driver's seat!<br>
Myron!Plichota@at#gmail$dot%com
</body></html>

von repo? (Guest)


Rate this post
0 useful
not useful
well, just this ZipArchive out of nowhere?
No Code repository (git or the like) yet?
How would you deal with contributions?

Publicly accessible search engines do Not (yet) Know about this... (or 
it's my lack of SE-mojo)
But at least it's a start :-)

von myron_p (Guest)


Rate this post
0 useful
not useful
No wonder that search engines do not know about this since it was 
published just hours ago out of "nowhere".

For the time being, new users should evaluate the existing publication.

In the event of an active TigerSBC community emerging, we can discuss 
via email (as was done prior to github and sourceforge) how and where to 
host a "better" collection of resources.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig