EmbDev.net

Forum: FPGA, VHDL & Verilog matlab to vhdl


von malak (Guest)


Rate this post
0 useful
not useful
hi,
please i wanna convert my prog matlab to vhdl with hdlcoder, but i'm 
blocked and i need help.Thank you

von minifloat (Guest)


Rate this post
0 useful
not useful
So the block you are experiencing is not reading the fantastic manual?

von malak (Guest)


Attached files:

Rate this post
0 useful
not useful
i have errors here

von MATLAB guy (Guest)


Rate this post
0 useful
not useful
You're problem is a MATLAB error, not VHDL.

If the left is your MATLAB code, try to declare `yl` in the form `f = 
@(arglist)expression` 
(https://www.tutorialspoint.com/matlab/matlab_functions.htm)

von MATLAB guy (Guest)


Rate this post
0 useful
not useful
I meant `y1`

von malak (Guest)


Rate this post
0 useful
not useful
yes i  try to convert my code matlab on vhdl

von -gb- (Guest)


Rate this post
0 useful
not useful
But the Error is in the Matlab code. First write working correct Matlab 
code. If you did this, then you can generate VHDL. But first fix the 
Errors in the Matlab code.
As stated in the Error message, there is no y1 defined in your code but 
you use it.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig