Forum: FPGA, VHDL & Verilog Left and right nibble from unsigned

von Tarik (Guest)

Rate this post
0 useful
not useful
Hello guys im new here so pardon me if i made some mistakes in making 
this post.

I'm doing my assignment and I need to find left and right nibble of 
unsigned signal.

signal wdata:unsigned (7 down to 0);
This is the signal from i need to take left and right nibble.So how 
should i do it should i declare two unsigned signals with 4 bits and 
trie to slice the wdata or something else.Thank you in advance.

von Achim S. (Guest)

Rate this post
0 useful
not useful
wdata(7 downto 4) is the left nibble. you can assign it to another 
signal or handle it however you want.

Only registered users may reply in this topic. Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail, Yahoo or Facebook account? No registration required!
Log in with Google account | Log in with Facebook account
No account? Register here.