EmbDev.net

Forum: FPGA, VHDL & Verilog modelsim dont work


modelsim dont work
von skyline121212 (Guest)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
the program supposed to count the number of '1' in a given 32bit input

library IEEE;
use IEEE.std_logic_1164.all;

entity one_cnt is
port( serial_bit_input : in std_logic_vector (31 downto 0);
      result            : out  integer range 0 to 32) ;
end;

architecture behave of one_cnt is
signal cnt : integer range  0 to 32;
begin

process(serial_bit_input)
begin

cnt<=0;
  count_loop : for i in 31 downto 0 loop

    if serial_bit_input(i)='1' then
      cnt<=cnt+1;
    end if;

  end loop count_loop;

result<=cnt;
end process;
end architecture;



as you can see :

* Fatal: (vsim-3807) Types do not match between component and entity for 
port "result"

what sould i do?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: modelsim dont work
von ktorkkelson (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi,

I guess you accidentally compiled the Component template file *.vho 
instead of the source code (typically *.vhd oder *.vhdl).
Your code has only 27 lines of code, but the error was reported on line 
83.

Little hint:
Your design won't work this way. Try the code bellow...

process(serial_bit_input, cnt)
  variable cnt : integer range  0 to 32;
begin

  cnt := 0;
  count_loop : for i in 31 downto 0 loop
    if serial_bit_input(i)='1' then
      cnt := cnt + 1;
    end if;
  end loop count_loop;

  result<=cnt;

end process;

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.