EmbDev.net

Forum: FPGA, VHDL & Verilog how to open a ready project inside library work in modelsim


von ee_vhdl (Guest)


Rate this post
0 useful
not useful
hey guys, me and my friend are making a project in modelsim.
we need to send projects back and foword between us, and i need to open 
the projects inside the library 'work'.

how do i do that? btw i have the 10.4a student version.

: Moved by Moderator
von Ulf (Guest)


Rate this post
0 useful
not useful
Hello

Got to Simulate and click to Start Simulation. Enlage the work directory 
on the + sign and select your project.

von Shiv K. (Company: CETPA) (shivk23)


Rate this post
0 useful
not useful
ModelSim does not have rights. Disable "read-only" if any on 
My_project.mpf and on the directory.


Which version of ModelSim (Altera starter edition or Altera edition v..) 
do you use?
Which Operating system do you use (Windows 7)? Do you have admin rights 
on your computer?

It may be a path problem (tools don't like space in directory names and 
in the file name).

For more info about this visit our site: 
http://www.cetpainfotech.com/technology/system-verilog-Training

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.