Forum: FPGA, VHDL & Verilog BlocklyVHDL visual VHDL editor

von Hans (Guest)

Rate this post
0 useful
not useful

I found a new type of visual VHDL editor called "blocklyvhdl" on the 
internet. It is a clone of Google's blockly program. You build a VHDL 
program with blocks and then by pressing a button, the code is 


Has anyone seen it before? Is it worth to try?



von vhdl ex-pert (Guest)

Attached files:

Rate this post
0 useful
not useful
not so sure if this is effective.
i played with it 10 minutes now and this is the result:

library STD;
  use IEEE.numeric_std.all;
  use IEEE.std_logic_1164.all;
entity myentity is
   : in  downto ;
   : in  downto ;
   : in  downto ;
end myentity;
architecture a of myentity is
  component name
  end component name;
  signal : ;
  myproc1: process
    variable : ;
  end process myproc1;
end a;

ok, it saves XML and can be reloaded.
maybe it is interesting when copying and rearanging vhdl blocks , but 
copy and paste also works with normal text based input.

at the moment i do not see a big advantage ...

von Fitzebutze (Guest)

Rate this post
0 useful
not useful
Looks like another educational approach to a language that isn't really 
meant for kids. But the approach is not meant for productive use either.
So I wonder, what should be the target audience. I can't see one.

If I were forced to use blockly in conjunction with logic design, I'd 
rather put the focus on abstraction and debugging. With this current 
approach, it seems you can point/click language elements, but that 
framework is of no use from a designer point of view. And if I were a 
kid, I'd a priori want to see what my language construct is doing, not 
getting confused by language elements.

I gave the thing a go, and just managed in under a minute to create an 
illegal construct. Maybe the author should revisit the idea to match the 
educational block approach with a non-intuitive, heavily complex 
programming language.

von Fitzebutze (Guest)

Rate this post
0 useful
not useful
Maybe I should mention the illegal construct:
entity default is
end default;
architecture default of default is
  signal test: none;
end default;


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.