Quartus II: How to disable most synthesis optimizations options

Guest #5646303
Rate this post
• ▲ useful
▼ not useful
Hello together,

I'm trying to implement some butterfly-puf-cells on an Altera Cyclone II 
FPGA with Quartus II Version 13.0. But the program always removes my 
latches and connect the output pins to ground.


I have already implemented butterfly-puf-cells on a Xilinx Spartan3e 
FPGA with Xilinx ISE and using the same vhdl-files and it worked just 
fine.


You can find my Quartus-Project above. I'm really looking forward for 
your answers!

Thanks in advance

Johannes
Attached files:

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.