EmbDev.net

Forum: FPGA, VHDL & Verilog Quartus II: How to disable most synthesis optimizations options


Quartus II: How to disable most synthesis optimizations options
von Johannes (Guest)

Attached files:
Rate this post
• ▲ useful
▼ not useful 
Hello together,

I'm trying to implement some butterfly-puf-cells on an Altera Cyclone II 
FPGA with Quartus II Version 13.0. But the program always removes my 
latches and connect the output pins to ground.


I have already implemented butterfly-puf-cells on a Xilinx Spartan3e 
FPGA with Xilinx ISE and using the same vhdl-files and it worked just 
fine.


You can find my Quartus-Project above. I'm really looking forward for 
your answers!

Thanks in advance

Johannes

: Restored by Moderator
Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.