Generating SAIF file

dayana42200 Guest 2018-12-03 02:30 #5644303

Rate this post

•	▲ useful ▼ not useful

Hello everyone.

Im wanted to generate the SAIF file from ISIM. Im using Xilinx ISE 
Design Suite 14.7

Ive found the method to generate SAIF file.Please also refer to the 
attach figure.

1. Implement the top module

2. Generate post-place and route simulation model.

3. Now change to simulation mode then change to post route and click the 
generate post-place and route simulation model.

4. Click simulate post-place and route model.

However, there is an error.

>WARNING:HDLCompiler:929 - 
"C:/Users/User/Desktop/Design/Local/ProcessingElement/ProcessingElement/ 
netgen/par/ProcessingElement_timesim.v"  Line 6097: Top-level design unit glbl 
specified more than once, ignoring glbl of library work
>ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in 
library work failed

Please help me to solve the error  or any other method to generate SAIF 
file.

Thank you very much.

Attached files:

2018-12-03_9-12-16.jpg (100 KB)
2018-12-03_9-13-14.jpg (62 KB)

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

vhdl ex-pert Guest 2018-12-07 17:13 #5650075

Rate this post

•	▲ useful ▼ not useful

i tried several times to run the power analysis with ISE this way and 
always failed. creating and using saif files is not straigth forward and 
meets the typical chaotic way of working which is well known with 
xilinx.

i finally gave up to work with their tool and use it only when 
absolutely necessary.

we shunned IDE finally and switched totally to Altera

in the meanwhile i could commit that vivado does much better and i did 
some projects but my current company refuses to switch back to xilinx 
because transforming designs always leads to a bunch of work.

Reply Quote Edit Delete Report post