EmbDev.net

Forum: FPGA, VHDL & Verilog Counter and Alter FIFO using VHDL/Verilog


Author: Saraswathy S. (saras015)
Posted on:
Attached files:

Rate this post
0 useful
not useful
Hi,

   I have written simple verilog code for counter. But i dont need that.

I need to control FIFO from counter block.

Please find the attachment of counter and FIFO design.

I need to control the FIFO__in_write signal only.

I want to change the design to check whether the fifo is full or not and 
only write the value (and increment the counter) when the fifo is not 
full.

 I need help in Verilog coding part.

Author: VHDL (Guest)
Posted on:

Rate this post
0 useful
not useful
Can't help you with Verilog. But I think, you just want to compare the 
value of counter with your FIFO size. Doing this in Verilog should not 
be a problem for you. If it is - post your code that did not work. I am 
pretty sure someone out there will find your mistake.

Author: Maddhura S. (Company: Maven Silicon) (madhura)
Posted on:

Rate this post
0 useful
not useful
You can also refer to the video Youtube-Video "Online VLSI Tutorial - Verilog RTL coding Synthesis" for a great 
understanding of #verilog. This tutorial covers registers, unwanted 
latches & operator synthesis and helps you master these fundamental 
concepts.Check out the series of free tutorials by Mr. P R 
Sivakumar(CEO, Maven Silicon) on basic and advanced concepts of Front 
End VLSI. His amazing explanations and easy to understand content make 
these videos a great tool for you to update and upgrade your VLSI 
skills.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig