Accelerating ODE solving with FPGA

Madu Guest #5555832
Rate this post
• ▲ useful
▼ not useful 
I am trying to accelerate ode solving with FPGA. As the first 
experiment, I used the Lokta Volterra model to solve with the Euler 
method. I did write the VHDL code for 1-time step. Now I want to write 
the code to run for several time steps and should be run in a parallel 
manner on Stratix IV FPGA. I found this attached paper but couldn't 
understand the method. Can anyone give me some help?
Thanks
Attached files:
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.