EmbDev.net

Forum: FPGA, VHDL & Verilog Verilog Query


Verilog Query
von Jay (Guest)

Rate this post
• ▲ useful
▼ not useful 
Is there a tool that tells which variable is assigned more then it 
size(no. of bits). VHDL will throw an error but verilog does not throw 
an error. It just truncates the extra bits assigned to the variable. 
Please Help!

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Verilog Query
von Erik (Guest)

Rate this post
• ▲ useful
▼ not useful 
Synthesis Size Mismatch Warning
Lint Tools

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Verilog Query
von Andy (Guest)

Rate this post
• ▲ useful
▼ not useful 
In Verilog the bitsize of the destination (on the left) dictate the size 
that is used for the whole expression. All the nets on the right side of 
the expression get truncated or expandend to that bitsize automatically. 
That's one of the big advantages of Verilog over VHDL (for me).

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Verilog Query
von Erik (Guest)

Rate this post
• ▲ useful
▼ not useful 
An implicit truncation is bad coding style and will lead to 
synthesis/lint warnings.

An implicit expansion can be discussed.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Verilog Query
von Andy (Guest)

Rate this post
• ▲ useful
▼ not useful 
Agreed, there is normally something wrong if it gets truncated.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: Verilog Query
von Jay (Guest)

Rate this post
• ▲ useful
▼ not useful 
Thanks!

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.