EmbDev.net

Forum: FPGA, VHDL & Verilog VIVADO IP integration


VIVADO IP integration
von Elico C. (Company: WS) (elico)

Rate this post
• ▲ useful
▼ not useful 
Hi all

Can I do an VHDL based IP and reuse it by integratig it in a schematic 
based design ( just getes withouut vhdl) and compile it all together and 
simulate it ?

Thanks

Elico

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.