Hi all Can I do an VHDL based IP and reuse it by integratig it in a schematic based design ( just getes withouut vhdl) and compile it all together and simulate it ? Thanks Elico
|
Forum: FPGA, VHDL & Verilog VIVADO IP integration |
|