EmbDev.net

Forum: FPGA, VHDL & Verilog IP with axi-stream slave and axi4-full master interface


IP with axi-stream slave and axi4-full master interface
von zyed (Guest)

Rate this post
• ▲ useful
▼ not useful 
Dear all,
I am developing a custom AXI IP using vivado. it  has axi-stream slave
and  axi4-full master interface. my goal is to connect the master
interface to zed board HP0 (axi3 slave interface). Since the input is
the input and output axi standards are different i dont  know how to map
the input AXI stream signal to AXI4 ful master interface. I tried
earlier where both I/O were stream interface where i simply mapped input
to output and it worked fine. any suggestion would be really helpful to
proceed. Thanks

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: IP with axi-stream slave and axi4-full master interface
von Klakx (Guest)

Rate this post
• ▲ useful
▼ not useful 
you need to look for a AXIS-AXI_Memory-Mapped DMA. In Vivado it is 
called Datamover. AXI4-MM is a complex bus technology, where axi-stream 
is just a simple data stream. You need logic&fsm to forward your stream 
on adresses.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.