IPs in XILINX ise

Elico C. (elico) OP (Company: WS) 2018-03-08 07:38 #5343182

Rate this post

•	▲ useful ▼ not useful

Hi all

Can I design an IP that is composed just by VHDL code and integrate it 
in
ISE tool for further usage in other projects?

Elico

Make it possible Guest 2018-03-08 08:27 #5343219

Rate this post

•	▲ useful ▼ not useful

At least, I can.

Elico C. (elico) OP (Company: WS) 2018-03-08 19:34 #5344010

Rate this post

•	▲ useful ▼ not useful

Thanks

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Text *

Formatting

[c]C-Code[/c]
[vhdl]VHDL-Code[/vhdl]
[code]code in other languages, ASCII drawings[/code]
[math]formula (LaTeX syntax)[/math]
[[Title]] – link to an article
Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

Attachments

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

First name *

Email address *

Not shown to anyone. We send you a link; your post appears once you confirm it there.

Watch this topic

By submitting you create a free account and accept the terms of use.