EmbDev.net

Forum: FPGA, VHDL & Verilog IPs in XILINX ise


IPs in XILINX ise
von Elico C. (Company: WS) (elico)

Rate this post
• ▲ useful
▼ not useful 
Hi all

Can I design an IP that is composed just by VHDL code and integrate it 
in
ISE tool for further usage in other projects?

Elico

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: IPs in XILINX ise
von Make it possible (Guest)

Rate this post
• ▲ useful
▼ not useful 
At least, I can.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: IPs in XILINX ise
von Elico C. (Company: WS) (elico)

Rate this post
• ▲ useful
▼ not useful 
Thanks

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.