Hi all Can I design an IP that is composed just by VHDL code and integrate it in ISE tool for further usage in other projects? Elico
At least, I can.
Thanks