EmbDev.net

Forum: FPGA, VHDL & Verilog PI loop filter in Verilog


Author: Rock B. (rocko445)
Posted on:
Attached files:

Rate this post
0 useful
not useful
Hello, the attached photo is taken from the attached article,

The line bellow doesnt resemble any line on the right side, how it 
describes the formula on the right?
integral=integral+FILT_I

Thanks

: Edited by User
Author: Kyle G. (kyle_g)
Posted on:

Rate this post
0 useful
not useful
From what I understand about PID controllers is that the integral 
portion is just an accumulator. Which is why its integral = integral + 
FILT_I. Each time it adds the current value to the 
accumulator(integrator).

The formulas on the right are for the analog filter in the article, 
which is made with an op amp. I'm not sure you're going to find a 
correlation between the two.

Just my two cents.

Author: Rock B. (rocko445)
Posted on:

Rate this post
0 useful
not useful
Hello, There are two variables, integral and proportional when clk=1 
then
integral decreases ,when clk=0 then it decreases.

proportional toggles from negative to positive with the FILT amplitude.

and both of them goes into vtcl with is the factor controlling the 
period of the VCO.

how this logic represnt PID loop filter?

Thanks

: Edited by User

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig