EmbDev.net

Forum: FPGA, VHDL & Verilog Combinatorial logic


von Julian M. (Company: Relevant Technologies Ltd) (geoffreym)


Rate this post
useful
not useful
Hello

I am now well into a design, and in testing it seems to work, the timing 
reports are good, and so on. But I strongly suspect te immense power of 
ignorance is helping me. The design is large, a Zynq 7045 will be 
congested, by the time it is all put together.

My question, where is it safe, and where is it not safe, to use 
combinatorial logic, in a piece of user-designed IP?

Many thanks to anyone who replies,
Geoff

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.