Forum: FPGA, VHDL & Verilog Combinatorial logic

von Julian M. (Company: Relevant Technologies Ltd) (geoffreym)

Rate this post
0 useful
not useful

I am now well into a design, and in testing it seems to work, the timing 
reports are good, and so on. But I strongly suspect te immense power of 
ignorance is helping me. The design is large, a Zynq 7045 will be 
congested, by the time it is all put together.

My question, where is it safe, and where is it not safe, to use 
combinatorial logic, in a piece of user-designed IP?

Many thanks to anyone who replies,


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.