Forum: FPGA, VHDL & Verilog RS232 from http://www.lothar-miller.de.

von SparkyT (Guest)

Attached files:

Rate this post
0 useful
not useful
hi all
i find my self back into vhdl, after 2-3 years. i feel quite rusty and 
in need of a push. i want to test a uart link on hardware(ProAsic3). 
Have been using the coreIP from Actel with no problems, but need 
something faster, and came across the code in
http://www.lothar-miller.de/s9y/categories/42-RS232. I am attaching two 
simulations using that uart. preSynth and postSynth.
My tb, reads a hex number from a file (60 bits = 6 bytes with start/stop 
bits), and then shifts the bits onto the RX line of the uart. System 
clock is 100MHz and tested on both 9600 and 115200 baud rates with same 
PreSynth simulation is fine. Correct reception and packing of bytes onto 
a frame.
PostSynth simulation...need a push. cant see my error. loads of Xx..
Note that the PostSynth  simulation is very zoomed (see the RESETn 
initial toggle)

ps. i run the tool chain all the way, achieving a final speed of 
>100MHz, which is promising


von SparkyT (Guest)

Rate this post
0 useful
not useful
Hi again.
Fixed it. Initialization values.
I use Libero....


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.