EmbDev.net

Forum: FPGA, VHDL & Verilog verbose output from quartus


verbose output from quartus
von Quentin (Guest)

Rate this post
• ▲ useful
▼ not useful 
Hi folks!

I usually start my FPGA builds from Makefile.
The Xilinx toolchain (xst) gives a lot of information about the 
synthezied design units:
1
Analyzing hierarchy for entity <transmitter> in library <work> (architecture <behavioral>) with generics.

2
  FREQ = 3780923

3
  RATE = 115200

1
Synthesizing Unit <transmitter>.

2
    Related source file is "x:.../transmitter.vhd".

3
    Found finite state machine <FSM_1> for signal <state>.

4
    -----------------------------------------------------------------------

5
    | States             | 3                                              |

6
    | Transitions        | 9                                              |

7
    | Inputs             | 6                                              |

8
    | Outputs            | 5                                              |

9
    | Clock              | clock                     (rising_edge)        |

10
    | Reset              | reset                     (positive)           |

11
    | Reset type         | asynchronous                                   |

12
    | Reset State        | idle                                           |

13
    | Power Up State     | idle                                           |

14
    | Encoding           | automatic                                      |

15
    | Implementation     | LUT                                            |

16
    -----------------------------------------------------------------------

17
    Found 1-bit register for signal <busy>.

18
    Found 4-bit up counter for signal <bits>.

19
    Found 8-bit register for signal <byte>.

20
    Found 1-bit register for signal <byteDone>.

21
    Found 3-bit register for signal <bytes>.

22
    Found 3-bit adder for signal <bytes$addsub0000> created at line 135.

23
    Found 6-bit up counter for signal <counter>.

24
    Found 32-bit register for signal <dataBuffer>.

25
    Found 1-bit register for signal <disabled>.

26
    Found 4-bit register for signal <disabledBuffer>.

27
    Found 1-bit register for signal <paused>.

28
    Found 10-bit register for signal <txBuffer>.

29
    Found 1-bit register for signal <writeByte>.

30
    Summary:

31
  inferred   1 Finite State Machine(s).

32
  inferred   2 Counter(s).

33
  inferred  62 D-type flip-flop(s).

34
  inferred   1 Adder/Subtractor(s).

35
Unit <transmitter> synthesized.


From the Altera toolchain (Quartus) I only get a poor:
1
Info (12021): Found 2 design units, including 1 entities, in source file .../T80/T80s.vhd

2
    Info (12022): Found design unit 1: T80s-rtl

3
    Info (12023): Found entity 1: T80s


I look in "Quartus II Scripting Reference Manual - Altera" and "AN 309: 
Command-Line Scripting in the Quartus II Software" but found no suitable 
switch.

Does anybody know a way to get a more verbose output for the synthesis 
results?

  


  




  

    Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
  








    

    

       Watch this topic

      |
         Disable multi-page view

    

        


Please log in before posting. Registration is free and takes only a minute.



  Existing account

  


  
  

  
    

      

        
          
        
        
          
        
      

      

        
          
        
        
          
        
      

    


    
    
    





  Do you have a Google/GoogleMail account? No registration required!

  Log in with Google account
  





  No account? Register here.