Forum: FPGA, VHDL & Verilog the verilog code occupies the hole resources

von Alireza S. (shavakandi)

Rate this post
0 useful
not useful
I have written this code for my university project
and I have problem with it
I'd be excited if anyone could help me
the code uses hole resources of the FPGA for nothing
the part of the code that makes this problem is given bellow:
the problem is with assigning the input to the constant and giving it to
the predefined module .

module mojo_top(
    input clk,
    input rst_n,
    input show,
    input[3:0] data,
   output [6:0] fourth, third, second, first
wire [127:0] key1;
wire[127:0] data1;
assign data1={data,124'h3243f6a8885a308d313198a2e037073};


von Lothar M. (lkmiller) (Moderator)

Rate this post
0 useful
not useful
What FPGA?
And what is aescipher?

von Alireza S. (shavakandi)

Attached files:

Rate this post
0 useful
not useful
the FPGA is Spartan6 and
aescipher is a module that is designed in another part of the code and 
is used in this part

von Alireza S. (shavakandi)

Rate this post
0 useful
not useful
I  sent the hole code in a .rar file attached to the previous post
the mojo top.v is my top module and I want  it to be edited like this
assign data1={data,124'h3243f6a8885a308d313198a2e037073};
assign key1={key,124'h3243f6a8885a308d313198a2e037073};
aescipher u1(.clk(clk),.datain(data1),.key(key1),.dataout(tempout));
but that problem that I mentioned will occur.

: Edited by User


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.