Forum: FPGA, VHDL & Verilog Skipped part of design

von Op O. (Company: fgerg) (doomer5)

Rate this post
0 useful
not useful
Hello everyone

I'am a beginner in veriglog development.
I don't understand why a part of my design is skipped when I synthesize 
my design with Quartus 16.
in the RTL viewer I can see all my design, but in the map viewer a part 
of my design is skipped.
I don't have an error or warning during the compilation.
I don't use the keyword of simulation like delay or fork.
What are the potential causes of this behavior of Quartus 16?
I think it can be because I don't load the data correctly into the 
buffer of the skipped module.

thank in advance

von Duke Scarring (Guest)

Rate this post
0 useful
not useful
All unsed logic is usualy optimized away. If you connect the output of 
your logic with pins from the chip, then you get the expected results.


von Vancouver (Guest)

Rate this post
0 useful
not useful
Also check if your reset signal is correctly handled. If the logic 
optimizer detects that reset always will be active (since it is 
generated in a wrong way), it removes all affected parts of your design 
since they are useless.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.