Forum: FPGA, VHDL & Verilog Non repetitive delay in Process block

von Rejoy M. (Company: Lab Instructor) (rejoymathews32)

Rate this post
0 useful
not useful
-- Initial non repetitive (wait for 100ns);
        clk <= not clk;
        wait for 10ns;
end process;

Is there a way I can insert a delay within a process block that is 
implemented only once and then is not repeated. I am looking to insert 
the delay as mentioned in the comment above (  -- Initial non repetitive 
wait for 100ns;).

Is there any other way I can do this, if it is not possible to be 
inserted within the process block?

Thanks in advance.

von -gb- (Guest)

Rate this post
1 useful
not useful
Use something like

if firstrun = '1' then
 wait for $time;
 firstrun <= '0';
 clk <= not clk;
 wait for 10ns;
end if;


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.