Forum: FPGA, VHDL & Verilog VHDL process sensitivity list - assistance

von Rejoy M. (Company: Lab Instructor) (rejoymathews32)

Rate this post
0 useful
not useful
When i use the following sensitivity list in a process - "process(all)" 
i get the below error.

"this construct is only supported in VHDL 1076-2008". Is there any other 
way I can implicitly define the sensitivity list with a reserved word 
other than 'all'.

Thank you.

von Lothar M. (lkmiller) (Moderator)

Rate this post
0 useful
not useful
You must use VHDL 2008 to get that kind of laziness supported.

: Edited by Moderator
von Rejoy Roy Mathews (Guest)

Rate this post
0 useful
not useful
Thanks Lothar Miller for your prompt reply.


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.