Libero V11.8 troubleshooting

OP (Company: ALE CO Ltd) #5129093
Rate this post
• ▲ useful
▼ not useful
I am running Libero V11.8 with a Proasic3 A3P060-100VQFP attached to a 
10MHz clock.
I am trying to get my first ever sketch running, it's extremely simple. 
One input CLK, and 4 outputs LED (3 downto 0), the code is below, it 
seems to check out fine.

It synthesizes with no problem, but then I go to set the I/O constraints 
and run into a big problem.
I click on "Create/Edit I/O Constraints", it brings up the Designer and 
the MultiView Navigator (see attached screenshot), it lists all the 
outputs LED[0-3], but it doesn't list the CLK input.  Because it doesn't 
list the CLK input I have no way of assigning it the onboard clock and 
the program doesn't do anything.

How do I get it to allow me to attach the the input?  I tried renaming 
CLK and even adding other inputs, but none of them appear in the 
constraints editor.
I'm sure there is something simple I am missing, if anyone can point it 
out I'd be grateful.
Thanks,
Josh
1
--------------------------------------------------------------------------------
2
-- Company: <Name>
3
--
4
-- File: LED.vhd
5
-- File history:
6
--      <Revision number>: <Date>: <Comments>
7
--      <Revision number>: <Date>: <Comments>
8
--      <Revision number>: <Date>: <Comments>
9
--
10
-- Description: 
11
--
12
-- <Description here>
13
--
14
-- Targeted device: <Family::ProASIC3> <Die::A3P060> <Package::100 VQFP>
15
-- Author: <Name>
16
--
17
--------------------------------------------------------------------------------
18

19
library IEEE;
20

21
use IEEE.std_logic_1164.all;
22

23
entity LED is
24
port (
25
    CLK : in std_logic;
26
    LED : out std_logic_vector (3 downto 0)
27
);
28
end LED;
29
architecture architecture_LED of LED is
30
    signal pulse : std_logic := '0';
31
    signal count : integer range 0 to 9999999 := 0;
32

33
begin
34
   process(CLK)
35
    begin
36
        if (CLK' event and CLK = '1') then
37
            if count = 9999999 then
38
                count <= 0;
39
                pulse <= not pulse;
40
            else
41
                count <= count + 1;
42
            end if;
43
        end if;
44
    end process;
45
    
46
    LED (3 downto 0) <= (others => pulse); 
47
end architecture_LED;
Attached files:
OP (Company: ALE CO Ltd) #5129100
Rate this post
• ▲ useful
▼ not useful
Well...
I started the project over from scratch and when I went to assign the 
I/O pins, CLK showed up and I was able to assign it to the onboard 
clock.
The LEDs blink now.  Still no clue as to what I did wrong the first 
time, hopefully the issue won't come up again.

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.