EmbDev.net

Forum: FPGA, VHDL & Verilog FPGA Tasks to do


von Jnine (Guest)


Rate this post
useful
not useful
Hi!

I have some tasks to do but I stuck. Can you help me please?

https://docs.google.com/document/d/1qZBdjqS52crgaWRyGlIjwzT1Op02yz7oi6CoqiOIkOw/pub

Kind regards

von aaa (Guest)


Rate this post
useful
not useful
for sure.

Whats your Problem?

von Jnine (Guest)


Rate this post
useful
not useful
Task 1 has two questions.

1. How would a DCM_SP block react if the BCLK loses its signal level?
I dont know the answer through too less experience. But I guess MCLK 
would lose its signal level as well?

2. Solution for an automatic clock recovery?
Maybe a second DCM?

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.