FPGA Tasks to do

Guest #5110786
Rate this post
useful
not useful
Task 1 has two questions.

1. How would a DCM_SP block react if the BCLK loses its signal level?
I dont know the answer through too less experience. But I guess MCLK 
would lose its signal level as well?

2. Solution for an automatic clock recovery?
Maybe a second DCM?

Reply

Please log in before posting.

or

Log in with Google account

Registration is free and takes only a minute.

Register now