FPGA Tasks to do

Jnine Guest #5110786 
Task 1 has two questions.

1. How would a DCM_SP block react if the BCLK loses its signal level?
I dont know the answer through too less experience. But I guess MCLK 
would lose its signal level as well?

2. Solution for an automatic clock recovery?
Maybe a second DCM?
Reply Quote Edit Delete Report Thanks
Watch this topic

Reply

A question of your own? This thread is over 9 years old. Ask it in a thread of its own – more people read along there, and it gets answered more often and sooner.

Start a new thread

A fix, an addition or feedback on this thread? Then reply here.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.