EmbDev.net

Forum: FPGA, VHDL & Verilog FSM: a state gets latched


Author: Daniel (Guest)
Posted on:
Attached files:
  • FSM.V (10.8 KB, 32 downloads)

Rate this post
0 useful
not useful
Hi,
i am running a state machine.
Simulation shows everything is OK.
Real life implementation is showing otherwise.
I keep track of the states using on board LEDS showing the current FSM 
state.
The problem is that at a certain point (couldn't figure out if there is 
a specific sequence except that its not from the WAIT STATE), the FSM 
transfer to the INIT STATE and gets stuck there until i do a POWER 
reset, which is weird by itself because there is no such transition 
possible, as i made sure that the reset_L signal is not LOW.
and gets stuck at that state, even though that even if such a transfer 
should happen, an immediate transfer to WAIT state should happen but 
doesn't.


I cant find the reason and the solution, please help...
THE CODE IS ATTACHED

Author: Viktor B. (coldlogic)
Posted on:

Rate this post
0 useful
not useful
Hi Daniel,
it seems that you are getting impossible states. Are your signals which 
drive the states properly synchronized? It may lead to such problems.

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]




Bild automatisch verkleinern, falls nötig