EmbDev.net

Forum: FPGA, VHDL & Verilog ERROR:HDLCompiler:1440 : Non-constant loop condition not supported for for


von TienNguyen (Guest)


Rate this post
useful
not useful
I have a code at below. I don't know how can i use the loop for??? Pls, 
help me!!! (Verilog language, this code in ISE Design Suite 14.4).
ERROR:HDLCompiler:1440 : Non-constant loop condition not supported for 
for

   always @ (dataIn or index)
     begin
        for(i = 0;  i <= index; i = i + 1)
          dataOut[i] = dataIn[i];
        for(i = index+1;  i < size; i = i + 1)
          dataOut[i] = 1'b0;
     end

von Duke Scarring (Guest)


Rate this post
useful
not useful
try:
1
always @ (dataIn or index)
2
     begin
3
4
        for(i = 0;  i < size; i = i + 1)
5
          if(i <= index)
6
            dataOut[i] = dataIn[i];
7
          else
8
            dataOut[i] = 1'b0;
9
          end if;
10
     
11
     end

von TienNguyen (Guest)


Rate this post
useful
not useful
Thanks!

von Arya Arora (Guest)


Attached files:

Rate this post
useful
not useful
for(i=5;i>=0;i=i-1)
      begin
          if(c[i]==1)
          begin
            j=i;
            i = -1;
          end
      end

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
1. Pls start a NEW thread for a NEW question.
2. Ask a question...

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.