EmbDev.net

Forum: FPGA, VHDL & Verilog output comes after 1.2 sec delay after Power ON


von Naveedishtiaq N. (Company: Comsats) (naveed)


Attached files:

Rate this post
useful
not useful
hi ,
I am using XC6SLX9-2TQG144I  Spartan 6 device.

The problem i am facing problem regarding delay in output signals that 
are PWM_out and Clock _out . The output is dependent upon input Clock 
that is 2.097152 MHz.

The simulation doesnot show any delay but the actual hardware has timing 
issue. I dont know why ? My code is attached

: Edited by User
von Naveedishtiaq N. (Company: Comsats) (naveed)


Attached files:

Rate this post
useful
not useful
the twr file of the above program is attached

von Naveedishtiaq N. (Company: Comsats) (naveed)


Attached files:

Rate this post
useful
not useful
the twx file of the above program is attached

von Naveedishtiaq N. (Company: Comsats) (naveed)


Attached files:

Rate this post
useful
not useful
The .ucf file is attached also

von -gb- (Guest)


Attached files:

Rate this post
useful
not useful
Well, i wrote the Testbench ... and made an Screenshot.

It seems that you need an Reset to start the PWM? And after that, the 
PWM stays at '1' for all Time? Did you understand what a PWM does? Or 
post your Testbench file.

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.