I want to design this using verilog. But I have no idea where to start. Any advice?
Ask your supervisor! If you have specific questions regarding Verilog or FPGA implementation details, feel free to post on this forum again, but this is not the place to get homework done.