EmbDev.net

Forum: FPGA, VHDL & Verilog FSM coding in VHDL


FSM coding in VHDL
von Tarun M. (Company: NITK) (trmittal24)

Rate this post
• ▲ useful
▼ not useful 
What type of VHDL coding is better for a FSM.
3 processes or 1 process?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: FSM coding in VHDL
von Duke Scarring (Guest)

Rate this post
• ▲ useful
▼ not useful 
I prefer 2 process.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: FSM coding in VHDL
von Lothar M. (Company: Titel) (lkmiller) (Moderator)

Rate this post
• ▲ useful
▼ not useful 
Usually I do it with 1 and a wait until rising_edge();

In few cases I use 2 processes, but nearly never.I have 3 of them...

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.