Forum: FPGA, VHDL & Verilog tdo pin damagement

von vr7 (Guest)

Rate this post
0 useful
not useful
I have a problem when working with a virtex-7 xilinx fpga:

although all the connections are correct and the setup is reliable, it 
fails in chaining step in the impact. it is worth to mention that I test 
in the same manner by another fpga and everything is OK.

My test show an impedance of 3 Kilo Ohms between TDO pin and GND while 
this quantity is about 800 Kilo Ohms in a proper fpga of the same model.
This is the only difference observed between the damaged fpga and the 
proper one.

-I'd like to know if we can conclude this pin has been damaged?

- Could it be repaired anyway?

- Is there any other solution to chain and debug this fpga?


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.