tdo pin damagement

vr7 Guest #4897742
Rate this post
• ▲ useful
▼ not useful 
I have a problem when working with a virtex-7 xilinx fpga:

although all the connections are correct and the setup is reliable, it 
fails in chaining step in the impact. it is worth to mention that I test 
in the same manner by another fpga and everything is OK.

My test show an impedance of 3 Kilo Ohms between TDO pin and GND while 
this quantity is about 800 Kilo Ohms in a proper fpga of the same model.
This is the only difference observed between the damaged fpga and the 
proper one.


-I'd like to know if we can conclude this pin has been damaged?

- Could it be repaired anyway?

- Is there any other solution to chain and debug this fpga?
Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post
Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.