EmbDev.net

Forum: FPGA, VHDL & Verilog DMA with AXI lite interfaces


DMA with AXI lite interfaces
von Sai S. (Company: sssihl) (shashidhar)

Rate this post
• ▲ useful
▼ not useful 
HI there,

Is it possible to use DMA with AXI-lite interfaces in IP integrator?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: DMA with AXI lite interfaces
von Marc (Guest)

Rate this post
• ▲ useful
▼ not useful 
Yes this works.

In a project i'm using an axi lite slave peripheral and a second 
hardware Block with full axi which is connected to the PS slave port is 
copying the data from the axi lite regs to ddr ram.

In Vivado HLS it is quite easy to implement a dma engine with full axi 
and bursts.

Report post Edit Delete Quote selected text Reply Reply with quote
Re: DMA with AXI lite interfaces
von Sai S. (Company: sssihl) (shashidhar)

Rate this post
• ▲ useful
▼ not useful 
Hi
Thanks for the reply.

Suppose if I generate an IP core (with AXI lite interface) using Xilinx 
system generator design flow, still I should be able to use DMA, right?

Thanks in advance

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.