Forum: FPGA, VHDL & Verilog biphasic waveform

von Bose C. (Company: RD) (bosechandran)

Rate this post
0 useful
not useful
Dear all im new here try to learning  verilog and vhdl. i need to 
generate biphasic waveform width of the pulse 12.5 ns.
 for +ve 12.5 ns  and -ve 12.5 ns

for the second channel vary the width of pulse i should change and delay 
b/w first and second channel o/p is 10ns.

im  using spartan 3e kit and ise design suite 14.7

Thank you all

von Tim (Guest)

Rate this post
0 useful
not useful
Good Luck.

I am missing the question.

von bose (Guest)

Rate this post
0 useful
not useful
I want program to generate biphasic waveform. I'm unable to generate 
negative pulse. Biphasis is +1,-1 right

von FPGA-Expert (Guest)

Rate this post
0 useful
not useful
Since you are not even able to define precisely what you have, need and 
where is your misunderstanding, you should think of leraing something 
different than electronics.

Estimating you want to generate a symmetric voltage with the S3E eval 
kit, using the DACs (what you have not mentioned yet) I shall conclude, 
that you either need to add som offset to the DACs output value or need 
a bias loaded PWM driving the pins in oder to add offset eletronically.

AFAIK there is no negative voltage with the DACs of the S3E, so some 
additional cicuitry is required.

But hostly: WE did not have internet and not even usenet to learn about 
that all, and I more and more wonder how it is possible that there are 
engineers around who have done such things before, whithout the 
possibility to access knowledge already present(ed some where).

von Bose C. (Company: RD) (bosechandran)

Rate this post
0 useful
not useful
ok i try to learn it due to dead end i asked that above question. thanks


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.