Forum: FPGA, VHDL & Verilog Debugging with the J-Link Debugger and a CycloneV SoC

von Michael F. (mifi)

Rate this post
0 useful
not useful
Hello list,

here is a small tutorial for how to Bare Metal debug with a
J-Link Debugger and a Cyclone V SoC on a Altera DE1-SoC target.

The Golden Hardware Reference Design (GHRD) for the
Altera DE1-SoC can be find here:

And the tutorial for the debugging itself here:

The application is running in the external DDR RAM of the Cyclone V.
For the debugging DS-5 is not needed.

Best regards,


Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]

Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.