EmbDev.net

Forum: FPGA, VHDL & Verilog Adding Buffer to input


von Uzair M. (Company: student) (uzair43)


Rate this post
useful
not useful
Hi all i have a NoC of 16 input and 16 output network and every in/out 
of network is 18 bits wide now i want to add a buffer to every input 
output so that it can break 18 bits into chunks of 1 bit, 2 bit or 4 
bit. Is there anyone who can tell me how i can add buffer to in/out 
ports.

von Lothar M. (Company: Titel) (lkmiller) (Moderator)


Rate this post
useful
not useful
What target? What HDL?  What toolchain?

Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.