EmbDev.net

Forum: FPGA, VHDL & Verilog Adding Buffer to input


Adding Buffer to input
Author: Uzair Memon (Company: student) (uzair43)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
Hi all i have a NoC of 16 input and 16 output network and every in/out 
of network is 18 bits wide now i want to add a buffer to every input 
output so that it can break 18 bits into chunks of 1 bit, 2 bit or 4 
bit. Is there anyone who can tell me how i can add buffer to in/out 
ports.

Report post Edit Move Thread sperren Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: Adding Buffer to input
Author: Lothar Miller (lkmiller) (Moderator)
Posted on:
Rate this post
0 ▲ useful
▼ not useful 
What target? What HDL?  What toolchain?

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view

Reply

Entering an e-mail address is optional. If you want to receive reply notifications by e-mail, please log in.

Rules — please read before posting

  • Post long source code as attachment, not in the text
  • Posting advertisements is forbidden.

Formatting options

  • [c]C code[/c]
  • [avrasm]AVR assembler code[/avrasm]
  • [vhdl]VHDL code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]



Bild automatisch verkleinern, falls nötig
Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.