using expression in instatiation

Guest #4755184
Rate this post
• ▲ useful
▼ not useful
Hi

I have 2 component instatiation

inst1 : test_component
        port map (
            b_in => in_sig,
            a_out => sig_x(7 downto 0)

        );
inst2 : component2
        port map (
            c => sig_x(3 downto 0)&sig_x(7 downto 4),
            d => out_sig
        );

for testing purpose, i have to swap the vectors in inst2 ( c => sig_x(3 
downto 0)&sig_x(7 downto 4))

i tried this ..

sigc<=sig_x(3 downto 0)&sig_x(7 downto 4);
inst2 : component2
        port map (
            c => sigc,
            d => out_sig
        );
it still does not work ...i read that expressions can be used in 
instantiation when the operands are contants ...is there any other way 
to solve this?

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Formatting
  • [c]C-Code[/c]
  • [vhdl]VHDL-Code[/vhdl]
  • [code]code in other languages, ASCII drawings[/code]
  • [math]formula (LaTeX syntax)[/math]
  • [[Title]] – link to an article
  • Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Post long source code as an attachment, not in the text.

Already registered? Log in

Not shown to anyone. We send you a link; your post appears once you confirm it there.

By submitting you create a free account and accept the terms of use.