EmbDev.net

Forum: FPGA, VHDL & Verilog arbiter using verilog


arbiter using verilog
von ANURAG S. (Company: student) (anurag3939)

Rate this post
• ▲ useful
▼ not useful 
hello everyone,
             i have given an assignment in which i want to design an 
arbiter who takes input from a fifo. FIFO has width of 32 bit and we 
need to divide these bits into sub packets of where first two bits 
contains the head or tail or normal or no flit of fifo and next three 
bits contains the addres of grant of arbiter.... if anyone have any idea 
plzzz reply :)

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.