How to create our own IP core in Xilinx ?

I have designed a synthesizable verilog code. I want to create it's IP 
core and use it whenever I required in other modules or designs. Can 
someone please help me how to create our own IP core in Xilinx ?