How to create .coe file in Xilinx core generation

Sarang S. (sarang5s5s) OP (Company: Sasken) 2016-07-08 09:08 #4640820

Rate this post

•	▲ useful ▼ not useful

I want to create a Single port ROM (in Block Memory generator core) and 
want to initialize memory by using .coe file. Can someone plz tell me 
how too create the .coe file ?

Reply Quote Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Report post

Bit Bang Guy Guest 2016-07-08 09:22 #4640838

Rate this post

•	▲ useful ▼ not useful

Texteditor

http://www.xilinx.com/itp/xilinx10/isehelp/cgn_r_coe_file_syntax.htm

Reply Quote Edit Delete Report post

Watch this topic

Reply

Note: the original post is older than 6 months. Please don't ask any new questions in this thread, but start a new one.

Text *

Formatting

[c]C-Code[/c]
[vhdl]VHDL-Code[/vhdl]
[code]code in other languages, ASCII drawings[/code]
[math]formula (LaTeX syntax)[/math]
[[Title]] – link to an article
Link to another post: right-click its post ID (#8078628), copy the address, paste it into the text

More about formatting

Attachments

Post long source code as an attachment, not in the text.

Your name and e-mail address

Already registered? Log in

First name *

Email address *

Not shown to anyone. We send you a link; your post appears once you confirm it there.

Watch this topic

By submitting you create a free account and accept the terms of use.

Contact – Data privacy information – Advertising on EmbDev.net