EmbDev.net

Forum: FPGA, VHDL & Verilog export port from altera qsys to verilog toplevel wrapper or fpga IO pins


export port from altera qsys to verilog toplevel wrapper or fpga IO pins
von anonymous dude (Guest)

Rate this post
• ▲ useful
▼ not useful 
with Altera QSys Tool, How to export a signal as an input or output pin 
to the fpga?

Report post Edit Move Thread sperren Anmeldepflicht aktivieren Anpinnen Delete topic Thread mit anderem zusammenführen Quote selected text Reply Reply with quote
Re: export port from altera qsys to verilog toplevel wrapper or fpga IO pins
von anonymous dude (Guest)

Rate this post
• ▲ useful
▼ not useful 
looks like you need to create a "new component" with the signals you 
want as your toplevel then bind a verilog model with required IO's to 
the "new component"... then add this new component your "System 
Contents" tab double click on the signals to export from the export 
column (column 4)...

If anybody can describe this better or knows a better or different way, 
then by all means write it here.

Report post Edit Delete Quote selected text Reply Reply with quote
Watch this topic | Disable multi-page view
Please log in before posting. Registration is free and takes only a minute.
Existing account
Do you have a Google/GoogleMail account? No registration required!
Log in with Google account
No account? Register here.